RISC-V IOMMU Architecture

RISC-V IOMMU Architecture

[ 1 Details ] [ 2 History ]

Describes an Input-Output Memory Management Unit (IOMMU) that connects direct-memory-access-capable Input/Output (I/O) devices to system memory.

Latest version: 20250828 Date: August 2025

PDF

Details

History

All published versions of the specification are listed below from newest to oldest.

Version

Publish Date

View

Version

Publish Date

View

20250828

August 2025

PDF

20250620

June 2025

PDF

20240911

September 2024

PDF

20230605

June 2023

PDF

RISC-V International