Who is on the vote

Technical Steering Committee Members

Ballot Title 

TSC Approval Vote to Send Instruction/Data Coherence and Consistency Ext to Board for Ratification

Vote Text

Technical Steering Committee Members,

The Unprivileged ISA Committee (IC) with Krste Asanović, Chair, and Earl Killian, Vice-Chair, and Andrew Waterman as lead, respectfully submit the Instruction/Data Coherence and Consistency Fast Track Extension (Ziccid) version 0.9 for an Approval vote by the TSC before sending  the specification to the Board of Directors for Ratification.  This specification has completed all of the Acceptance Criteria for the Ratification-Ready milestone. 

We submit the following information in support of the request:

• The ratification-ready Instruction/Data Coherence and Consistency specification:
  PDF, GitHub

• The detailed list of specification development tasks can be found in Jira. The Ratification-Ready Milestone criteria are tasks with a leading “[Ratification-Ready] -” title:
  https://lf-riscv.atlassian.net/browse/RVS-3933

• The list of approved Waivers and action plans:

  1. None

All eligible voters are encouraged to vote, even if simply taking a position of Abstain.  Abstain votes do not count toward the majority requirement, but do count towards satisfying the 50% quorum requirement.  With such a vote, a voter is acknowledging their participation in the vote, and supporting the overall voting process and the position of other voters.

The voting period is 2 weeks ending on May 4, 2026. You may request a 2-week extension.

If you take an Object position for the vote, you are encouraged to send your feedback to the TSC mailing list at tsc@lists.riscv.org. If you cannot complete this vote for any reason or if you have any issues with the voting mechanism please also contact help@riscv.org.

To track this or any recent RISC-V vote, you may visit the RISC-V Vote Status wiki page.

Candidates

Approve

Object

Abstain

OpaVote Settings